



DFW

PATENT  
P56905

**IN THE UNITED STATES PATENT AND TRADEMARK OFFICE**

In re Application of:

YOSHITAKA TERAO *et al.*

Serial No.: 10/629,793

Examiner: WILLIAMS, JOSEPH L

Filed: 30 July 2003

Art Unit: 2879

For: PLASMA DISPLAY PANEL AND MANUFACTURING METHOD THEREOF

**INFORMATION DISCLOSURE STATEMENT**

Commissioner for Patents  
P.O. Box 1450  
Alexandria, VA 22313-1450

Sir:

In accordance with 37 C.F.R. §1.56, and §§1.97 and 1.98 as amended, Applicant cites, describes, and provides copies of the following art references. Under 37 C.F.R. §1.98(a)(2) however, copies of U.S. patent reference(s) are not provided.

**FOREIGN PATENT REFERENCE(S):**

- Japanese Patent Publication No. 09-274859 to Kuroki *et al.*, entitled *SURFACE DISCHARGE TYPE PDP*, published on 21 October 1997; and
- Japanese Patent Publication No. 09-283032 to Tsuchida *et al.*, entitled *GAS DISCHARGE TYPE DISPLAY PANEL AND ITS MANUFACTURE*, published on 31 October 1997.

Folio: P56905

Date: 6/13/06

I.D.: REB/ny

## DISCUSSION

As written in the Korean Office action issued by the Japanese Patent Office on the 14 March 2006 in applicant's corresponding Japanese Application corresponding to applicant's above-captioned U.S. Patent Application, **Kuroki et al.'JP859** discloses that in this PDP (plasma display panel), a plurality of main electrode pairs consisting of a first and a second sustain electrodes X, Y are arranged on a first substrate 11 and a plurality of address electrodes A are arranged on a second substrate 21 as to cross these main electrode pairs and electrode matrix corresponding to a display screen E1 is composed of the main electrode pairs and the address electrodes A. In this case, respective address electrodes A are divided into mutually parted partial address electrodes A1, A2 at the middle positions of mutually neighboring main electrode pairs in the row direction as the dividing positions and consequently, the display screen E1 is divided into a plurality of partial screens E11, E12 and the gap between the partial electrodes A1, A2 is made practically wider than the gap between neighboring main electrode pairs.

**Tsuchida et al.'JP032** discloses that display electrodes 6, 6a, bus electrodes 7, 7a, a dielectric layer 8 having the film thickness of 0.002-0.03mm, and a protective layer 9 having the thickness of 0.0001-0.0002mm are formed on a glass substrate 4 to obtain a front substrate 1. A photosensitive film 1120 is laminated on the surface of a glass substrate 5, it is exposed, developed, washed with water, and dried, the glass substrate 5 is machined by the sand blast method to remove the portion of the glass substrate 5 not covered by the film 1120, and recesses having the depth of 0.08-0.3mm are formed as main discharge spaces 100. Address electrodes 10 and phosphor layers 12 are provided on the recesses to obtain a back substrate 2 having barrier ribs 11 and the phosphor layers 12. The front substrate 1 and the back substrate 2 are fixed so that the display electrodes 6 and bus electrodes 7 are made perpendicular to the address electrodes 10.

The citation of the foregoing references is not intended to constitute an assertion that other or more relevant art does not exist. Accordingly, the Examiner is requested to make a wide-ranging and thorough search of the relevant art.

Pursuant to 37 CFR § 1.97(d), the undersigned attorney hereby certifies that each item of information contained in this Information Disclosure Statement was cited in a communication from a foreign patent office in a counterpart foreign patent application not more than three(3) months prior to the filing of the statement.

No fee is incurred by this Statement.

Respectfully submitted,



\_\_\_\_\_  
Robert E. Bushnell  
Reg. No.: 27,774

1522 "K" Street, N.W., Suite 300  
Washington, D.C. 20005  
Area Code: (202) 408-9040

Folio: P56905  
Date: 13 June 2006  
I.D.: REB/ny

INFORMATION DISCLOSURE STATEMENT  <i>PPC-1440-89</i> PAGE 1 OF 1  <i>10/13/2006</i> <i>PATENT &amp; TRADEMARK OFFICE</i>		SERIAL NUMBER 10/629,793		DOCKET NO. P56905	
		APPLICANT YOSHITAKA TERAO et al.			
		FILING DATE 30 July 2003		GROUP 2879	

### U.S. PATENT DOCUMENTS

EXAMINER	DOCUMENT NUMBER	DATE	NAME	CLASS	SUBCLASS	FILING DATE

### FOREIGN PATENT DOCUMENTS

TRANSLATION

	DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUBCLASS	YES	NO
	JP 09-274859	10/21/97	JAPAN			Abstract	
	JP 09-283032	10/31/97	JAPAN			Abstract	

### OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, etc.)


EXAMINER: DATE CONSIDERED:

EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP §609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.